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1.0 fntroduction 
This paper proposes a way to compile a silicon layout directly from synchronous logic 
specification. The motivation for introducing compilation into the silicon world comes from its 
extreme success in the software world. As we see silicon area increasing and circuit complexity 
increasing, we might feel much in common with the early day programmers who faced increasing 
memory availability along with increasing program complexity. 
Software and hardware revolve around the same basic concern: The software designer lays 
out a one dimensional array of memory whereas the integrated circuit designer lays out a two 
dimensional area of silicon. In each case, various constraints must be satisfied in order to obtain a 
working product. In addition, both efforts involve lots of modification. 
Compilers are around to reduce the amount of specification required to obtain a working 
program. Custom programs can be created economically and confidently with the aid of compilers 
and programs can be modified quickly even though the resulting memory layout has to change 
drammatically. Producing custom VLSI requires these same conveniences. Where a software 
compiler revises addresses which reference relocated blocks of memory, a silicon compiler rerou tes 
wires to relocated blocks of silicon. When changes are made to the logic specification for the chip, 
the compiler creates a new layout with all cells positioned and connected especially for the new 
logic specification. 
This paper is divided as follows: First, synchronous logic specification and a silicon 
imp.lementation for synchronous logic is described. Then, problems arising with large systems 
....... 
concerning both their specification and silicon implementation are cited and a solution is presented 
which both eases large synchronous logic specs and decreases silicon area. This particular solution 
introduces a flexible hierarchy into the specification of logic and accounts automatically for 
placement and wire routing. The ideas presented here a re implemented currently as programs 
written in the language ICL which runs on a PDP-10. 
2.0 Logic Specification for !Cs 
Synchronous logic is a language in which one specifies the function 
of an IC. In almost all IC designs, there exists at some time a synchronous 
logic specification. The synchronous logic spec provides means for simulating 
the IC before more detailed work proceeds. Synchronous logic is by no means 
CALTECH CONFERENCE ON VLSI, January 1979 
312 Ron Ayres 
the most convenient high level language in which to describe res but it does 
provide a solid starting point. Other high level specification languages can translate their input into 
synchronous logic. 
The language of synchronous logic admits any set of equations written in terms of boolean 
expressions and variables. [n addition, synchronous logic admits the specification of a unit delay in 
time. For example, figure l shows the synchronous logic for a single bit of a resetable counter. 
Any set of synchronous logic equations can be implemented in silicon via a PLA 
(Programmable Logic Array) coupled with some inverters and unit delay flipflops. Figure 2 shows 
a PLA which impleme.nts the coumer-bit. A PLA by itself implements any set of logic equations 
(without delays) which can be written in terms of an OR of AND terms devoid of logical NOTs. 
Attach inverters to the inputs of a PLA and one can implement any set of logic equations. Finally, 
by adding unit delay flipflops omo the outputs, one can implement any set of synchronous logic 
equations. The unit delay flipflops are placed on the outputs of those equations which were 
specified with the = next as opposed to the = by itself. 
3.0 Hierarchical or Functional Logic Specification 
Conceptual design of any lC involves partitioning lhe desired function into smaller 
functional units. The smaller functional units themselves may be partitioned etc. so that each of the 
smallest units can be implemented with confidence. For example, a frequency divider may be 
divided imo one counter + one register. The counter can be decomposed further by defining an 
individual bit position for the counter. 
Functional partitioning provides means to localize design concerns. Functional partitioning 
also alleviates the need to replicate equations for replicated components, e.g., the equations for one 
bit in a counter may be written once but referenced as a whole many times to form a full counter. 
Functional partitioning is old hat in software where programs are written in languages which 
support function definition and invocation. 
Logic specification can be partitioned by introducing the concept of a logic cell. A logic 
cell appears to the outside world as a block box + and interface. An interface is a set of named 
signals. Logic cells are related together by writing equations which involve signals. each of which is 
specified by naming both a particular logic cell and a particular signal in that logic cell's interface. 
For example, figure 3 presents a definition of an N-bit counter in terms of logic cells each of which 
represents a single counter bit. The notation \S (looks like apostrophy s) is used to retrieve a signal 
given a logic cell and a name. Figure 4 is a copy of figure 3 with explanations superimposed. 
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The notation used in figure 3 is working program text which has been used to generate the 
illustrations for this article. The program text uses the name LOGIC_LEVEL as a synonym for 
logic cell. (LOGIC_LEVEL was intended to mean one LEVEL of LOGIC in a hierarchy). 
A logic cell is a datastrucrure consisting of three fields: 
EXTERNALS: two sets of named pins (input and output) 
RELATIONS: A set of synchronous logic equations which relate the inputs and 
outputs of both this logic cell and all of the subcells (GUTS). 
GUTS: The set of subcells referenced by this cell. 
This hierarchical synchronous logic specification language has been used successfully to 
define an IC whose function is to drive an SCR to control the brightness of a lightbulb, 
parameterized by four kinds of instructions. The IC consists of two 6-bit registers, a 6-bit and a 2-
bit shift register, a 6-bit and a 3-bit counter, and a flipflop. The logic specification was easy to 
write and it has been simulated successfully. 
4.0 Hierarchical PLAs to Implement Hierarchical Logic Specification 
To simulate the hierarchical logic specification. a program smashes the hierarchy and creates 
one long list of equations. A standard synchronous logic simulator calces it from there. Likewise, a 
single, giant PLA can be constructed automatically from the long list of equations and therefore 
provide a silicon implementation. 
Unfortunately, a PLA can cake an inappropriately large amount of area; the area equals 
approximately the product of the number of input terms and the number of AND terms. PLA area 
can be saved when the designer notices that his PLA implements actually several independent sets of 
equations. He can substitute the one large PLA ·with several smaller PLAs. In the best case. the 
designer can cut PLA area by a factor of k by implementing k independent sets of equations as k 
small PLAs instead of one large PLA. 
Rather than removing the hierarchy from the logic specification prior to PLA generation, 
we can let the hierarchy work for us. Figure 5 shows a PLA which implements a 16-bit counter and 
figure 6 shows a hierarchical use of PLAs to implement the same. The subPLAs. the PLAs 
generated by each of the subcells, are lined up with all their inputs and outputs facing upwards. 
The RELATIONS of the current logic cell are themselves translated to a PLA and placed on the 
righthand side of the picture. Finally, wires are placed horizontally above the subcells. These wires 
transmit signals between the RELATIONS PLA and each of the subcells and the connection points 
(EXTERNALS) of this logic cell. 
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This hierarchical use of PLAs as the following principle working in its favor: Local signals 
are represented locally in silicon. That is, signals relevant only to a subcell remain inside that 
subcell and do not enter PLAs of other subcells or enclosing cells. In addition, a good functional 
partitioning minimizes the number of input and output signals. (Notice that software functions 
generally take in and produce small numbers of parameters). Therefore, the RELATIONS PLA 
will have in general a minimal number of input and output lines, and therefore a nearly minimal 
area. With this setup, PLAs will always relate inputs and outputs of functional uni ts. 
The shape of a layout will depend not only upon the specific logic equations, but also upon 
the chosen hierachy. Figure 7 shows another layout for the 16-bit counter which differs only in its 
functional partitioning. The hierarchy for figure 7 is one level deeper; it consists of four subcells 
where each subcell itself is a four-bit counter generated by calling COUNTER(4). The 
RELATIONS for the new top level connect the four counters in series. Figure 8 shows still another 
16-bit counter; this hierarchy is five levels deep and each level relates exactly two instances of the 
level immediately underneith. Even though the different layouts have differing areas, a layout not 
having minimal area might be chosen merely because it has the right shape for a slot in a larger 
chip. This program makes no such choices, however. The user can modify his hierarchy to obtain 
the shape he wants. 
The layout for a logic cell always comes out with its interface on the lefthand edge. A cell 
is utilized as a subcell by rotating it 90 degrees so as to get its interface facing upwards. 
This program provides interconnect between the PLAs it generates. The interconnect 
generator accepts two sets of fixed pins among which it will provide interconnect. These two sets of 
fixed pins lie horizontally on the bottom and vertically on the right, e.g., the interface pins of the 
subcells on one hand and the pins of the RELATIONS PLA on the other. In addition, the 
interconnect generator accepts a set of movable pins which will reside on the left and which will be 
the interface for this level in the hierarchy. The interconnect generator ft.xes the positions of the 
movable pins as it creates horizontal and vertical wires between the two sets of fixed pins and the 
one set of movable pins. 
5.0 Some Optimizations 
The reader may notice that with the counter shown above, the RELATIONS PLA is trivial, 
i.e., it represents no logic computation. This RELATIONS PLA serves merely to route signals 
between the subcells and the counte r's interface. The equations in the RELATIONS component of 
the counter specification contain no logic in fact; they all have the form A = B. 
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Figures 9, 10, and 11 are copies of figures 6 thru 8 where the trivial equations are removed. 
That is, equations of the form A= 8 have been removed and the signal A has been indirected to the 
signal B so that whenever signal A shows up in a computation, signal B appears instead. 
6.0 Conclusions 
The continual increase in silicon area invites compilation because there is some space for 
overhead and because our bigger cimits are getting complex: enough to require computer assistance 
like that required by large software systems. Modifications will need to be made more readily and 
with confident results. In addition, even if silicon compilation is doomed to require too much area, 
there are still lots of smaller custom ICs which are needed in short order. 
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CF;t"I~E C0\1:-'Tl.R(:<:IN>') • .LOCIC_LEVEL: B!Gil: VAR ClllTS•~AMED_LOCIC_!.EVELS; CBIT,LEFT,RIGl!T,L,R•LOCIC_LEVE!.; I•INT; 
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GUTS: CBITS ) .:N!lOEnl 




























r·;~ct:io:l Header • W.!iiT!:~ 
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